

## Synchronous counter :

The synch. Counter is one in which all the flip flops in the counter are clocked at the same time by a common clock pulse.

### Design of synch. Counter:

J K	Action of next clock pulse
0 0	NC $Q_{t+1} = Q_t$
0 1	0
1 0	1
1 1	Toggle $Q_{t+1} = \overline{Q_t}$

### Transition table:

Present output	Next output	J	K	J	K
$Q_t$	$Q_{t+1}$			J	K
0	0	0	0	0	X
		0	1		
0	1	1	0	1	X
		1	1		
1	0	0	1	X	1
		1	1		
1	1	0	0	X	0
		1	0		




$Q_t$	$Q_{t+1}$	J K
0	0	0 X
0	1	1 X
1	0	X 1
1	1	X 0


## 2- bit synch counter

CLK	BA	$B_t A_t$	$J_B K_B$	$J_A K_A$
0	00	01	0 X	1 X
1	01	10	1 X	X 1
2	10	11	X 0	1 X
3	11	00	X 1	X 1


Using k-map:




$$J_B = A$$





$$K_B = A$$



$$J_A = 1$$



$$K_A = 1$$



### 3-bit synch counter:

CBA	$C_t B_t A_t$	$J_C K_C$	$J_B K_B$	$J_A K_A$
000	001	0 X	0 X	1 X
001	010	0 X	1 X	X 1
010	011	0 X	X 0	1 X
011	100	1 X	X 1	X 1
100	101	X 0	0 X	1 X
101	110	X 0	1 X	X 1
110	111	X 0	X 0	1 X
111	000	X 1	X 1	X 1

		CB			
		00	01	11	10
A	0	0	0	x	x
	1	0	1	x	x

$J_C = BA$

		CB			
		00	01	11	10
A	0	x	x	0	0
	1	x	x	1	0

$K_C = BA$

		CB			
		00	01	11	10
A	0	0	x	x	0
	1	1	x	x	1

$J_B = A$

		CB			
		00	01	11	10
A	0	x	0	0	x
	1	x	1	1	x



$K_B = A$

		CB			
		00	01	11	10
A	0	1	1	1	1
	1	x	x	x	x

$J_A = 1$

		CB			
		00	01	11	10
A	0	x	x	x	x
	1	1	1	1	1

$K_A = 1$



ex: design a divide-by - six up counter (synch.)

CLK	C B A	$C_t B_t A_t$	$J_C K_C$	$J_B K_B$	$J_A K_A$
0	0 0 0	0 0 1	0 X	0 X	1 X
1	0 0 1	0 1 0	0 X	1 X	X 1
2	0 1 0	0 1 1	0 X	X 0	1 X
3	0 1 1	1 0 0	1 X	X 1	X 1
4	1 0 0	1 0 1	X 0	0 X	1 X
5	1 0 1	0 0 0	X 1	0 X	X 1
6	0 0 0				

110 , 111 is skip , JK is don't care

	<i>CB</i>	00	01	11	10
<i>A</i>	0	0	0	x	x
	1	0	1	x	x

$$J_C = BA$$

	<i>CB</i>	00	01	11	10
<i>A</i>	0	x	x	x	0
	1	x	x	x	1

$$K_C = A$$

	<i>CB</i>	00	01	11	10
<i>A</i>	0	0	x	x	0
	1	1	x	x	0

$$J_B = A\bar{C}$$

	<i>CB</i>	00	01	11	10
<i>A</i>	0	x	0	x	x
	1	x	1	x	x



$$K_B = A$$

	<i>CB</i>	00	01	11	10
<i>A</i>	0	1	1	x	1
	1	x	x	x	x


$$J_A = 1$$

	<i>CB</i>	00	01	11	10
<i>A</i>	0	x	x	x	x
	1	1	1	x	1








$$K_A = 1$$




ex: design a synch. Counter that has a repeated sequence of five state as:



CLK	CBA	$C_t B_t A_t$	$J_C K_C$	$J_B K_B$	$J_A K_A$
0	000	001	0 X	0 X	1 X
1	001	010	0 X	1 X	X 1
2	010	100	1 X	X 1	0 X
3	100	101	X 0	0 X	1 X
4	101	000	X 1	0 X	X 1
5	000				



ex: design synch. Cct to count the first nine state of 8421 binary code  
 Investigate what happens if the counter goes into any of the cannot happen state



DCBA	$D_t C_t B_t A_t$	$J_D K_D$	$J_C K_C$	$J_B K_B$	$J_A K_A$
0000	0001	0 X	0 X	0 X	1 X
0001	0010	0 X	0 X	1 X	X 1
0010	0011	0 X	0 X	X 0	1 X
0011	0100	0 X	1 X	X 1	X 1
0100	0101	0 X	X 0	0 X	1 X
0101	0110	0 X	X 0	1 X	X 1
0110	0111	0 X	X 0	X 0	1 X
0111	1000	1 X	X 1	X 1	X 1
1000	0000	X 1	0 X	0 X	0 X
1001	X X X X	X X	X X	X X	X X
1010	X X X X	X X	X X	X X	X X
1011	X X X X	X X	X X	X X	X X
1100	X X X X	X X	X X	X X	X X
1101	X X X X	X X	X X	X X	X X
1110	X X X X	X X	X X	X X	X X
1111	X X X X	X X	X X	X X	X X

	<i>DC</i>			
	00	01	11	10
<i>BA</i>				
00	0	0	X	X
01	0	0	X	X
11	0	1	X	X
10	0	0	X	X

$J_D = ABC$

	<i>DC</i>			
	00	01	11	10
<i>BA</i>				
00	X	X	X	1
01	X	X	X	X
11	X	X	X	X
10	X	X	X	X

$K_D = 1$



<i>DC</i>		00	01	11	10
<i>BA</i>	00	0	X	X	0
	01	0	X	X	X
	11	1	X	X	X
	10	0	X	X	X

$J_C = AB$

<i>DC</i>		00	01	11	10
<i>BA</i>	00	X	0	X	X
	01	X	0	X	X
	11	X	1	X	X
	10	X	0	X	X

$K_C = AB$

<i>DC</i>		00	01	11	10
<i>BA</i>	00	0	0	X	0
	01	1	1	X	X
	11	X	X	X	X
	10	X	X	X	X

$J_B = A$

<i>DC</i>		00	01	11	10
<i>BA</i>	00	X	X	X	X
	01	X	X	X	X
	11	1	1	X	X
	10	0	0	X	X


$K_B = A$

<i>DC</i>		00	01	11	10
<i>BA</i>	00	1	1	X	0
	01	X	X	X	X
	11	X	X	X	X
	10	1	1	X	X

$J_A = \bar{D}$


<i>DC</i>		00	01	11	10
<i>BA</i>	00	X	X	X	X
	01	1	1	X	X
	11	1	1	X	X
	10	X	X	X	X

$K_A = 1$



Preset

DCBA	$J_D K_D$	$J_C K_C$	$J_B K_B$	$J_A K_A$	$D_t C_t B_t A_t$
1 0 0 1	0 1	0 0	1 1	0 1	0 0 1 0
1 0 1 0	0 1	0 0	0 0	0 1	0 0 1 0
1 0 1 1	0 1	1 1	1 1	0 1	0 1 0 0
1 1 0 0	0 1	0 0	0 0	0 1	0 1 0 0
1 1 0 1	0 1	0 0	1 1	0 1	0 1 1 0
1 1 1 0	0 1	0 0	0 0	0 1	0 1 1 0
1 1 1 1	1 1	1 1	1 1	0 1	0 0 0 0



**Synch. Up - down counter:**

ex: design synch. Counter using JK flip flop and any extra logic cct's needed to count the sequence 0,2,4,6 when the control line D= 0, and count the sequence 6,4,2,0 when the control line D= 1

If the cct falls into any disallowed states, it should go always to the reset state.

D	CBA	$C_t B_t A_t$	$J_C K_C$	$J_B K_B$	$J_A K_A$
0	000	010	0 X	1 X	0 X
0	010	100	1 X	X 1	0 X
0	100	110	X 0	1 X	0 X
0	110	000	X 1	X 1	0 X
0	001	000	0 X	0 X	X 1
0	011	000	0 X	X 1	X 1
0	101	000	X 1	0 X	X 1
0	111	000	X 1	X 1	X 1
1	110	100	X 0	X 1	0 X
1	100	010	X 1	1 X	0 X
1	010	000	0 X	X 1	0 X
1	000	110	1 X	1 X	0 X
1	001	000	0 X	0 X	X 1
1	011	000	0 X	X 1	X 1
1	101	000	X 1	0 X	X 1
1	111	000	X 1	X 1	X 1

		<i>DC</i>			
		00	01	11	10
<i>BA</i>	00	0	X	X	1
	01	0	X	X	0
	11	0	X	X	0
	10	1	X	X	0

$$J_C = \bar{A}\bar{B}D + \bar{A}B\bar{D} = \bar{A}(B \oplus D)$$

		<i>DC</i>			
		00	01	11	10
<i>BA</i>	00	X	0	1	X
	01	X	1	1	X
	11	X	1	1	X
	10	X	1	0	X


$$K_C = A + B\bar{D} + \bar{B}D = A + (B \oplus D)$$

<i>DC</i>	00	01	11	10
<i>BA</i>	00	01	11	10
00	1	1	1	1
01	0	0	0	0
11	X	X	X	X
10	X	X	X	X

$J_B = \bar{A}$   
 $K_B = 1$

<i>DC</i>	00	01	11	10
<i>BA</i>	00	01	11	10
00	0	0	0	0
01	X	X	X	X
11	X	X	X	X
10	0	0	0	0


$J_A = 0$   
 $K_A = 1$



**Synch. Counter using T flip flop:**

Transition table

$Q$	$Q_t$	$T$
0	0	0
0	1	1
1	0	1
1	1	0



$T$	$Q$	$Q_t$
0	0	0
0	1	1
1	0	1
1	1	0

$T = Q + Q_t$  ;  $Q_t = Q + T$

ex: design mod 8 synch. Counter using T flip flop

CBA	$C_t B_t A_t$	$T_C$	$T_B$	$T_A$
000	001	0	0	1
001	010	0	1	1
010	011	0	0	1
011	100	1	1	1
100	101	0	0	1
101	110	0	1	1
110	111	0	0	1
111	000	1	1	1


$$T_A = 1$$

		CB			
		00	01	11	10
A	0	0	0	0	0
	1	1	1	1	1

$$T_B = A$$

		CB			
		00	01	11	10
A	0	0	0	0	0
	1	0	1	1	0

$$T_C = AB$$



### H.W

1- design a mod 4 up - down parallel counter using control line Z

Z = 0 up counter , Z = 1 down counter.

2- design synch. Divided by six up counter arranged so that any transition from unused state end at the first used state.